








- ✓ MYC-Y7Z010/20-V2 CPU Module as Controller Board
- ✓ 1.27mm pitch 180-pin Stamp Hole Expansion Interface for Board-to-Board Connections
- ✓ 667MHz Xilinx XC7Z010 or XC7Z020 ARM Cortex-A9 Processor with Xilinx 7-series FPGA logic
- ✓ 512MB DDR3 SDRAM (2 x 256MB, 32-bit)
- ✓ 4GB eMMC Flash, 16MB QSPI Flash
- ✓ USB Host, 3 x Gigabit Ethernet ports, RS232, RS485, CAN, TF, JTAG, GPIO...
- ✓ Ready-to-Run Linux 4.14





The <u>MYD-Y7Z010/20-V2</u> <u>development board</u> is powered by **Xilinx XC7Z020** (<u>Zynq-7020</u>) or **XC7Z010** (<u>Zynq-7010</u>) SoC device. It is a cost-effective and high-performance solution for industrial application such as Industrial Ethernet, machine vision, PLC/HMI and etc. The board is ready to run **Linux** and supports industrial operating temperature ranging from -40 to +85 Celsius.

The MYD-Y7Z010/20-V2 development board employs the MYC-Y7Z010/20-V2 as the controller board by populating the CPU Module on its base board through 1.27mm pitch 180-pin stamp-hole (Castellated-Hole) interface, allowing users to take the advantages of numerous extended out signals. Core components on CPU Module including Z-7010 or Z-7020 processor, 512MB DDR3 SDRAM, 4GB eMMC, 16MB QSPI Flash, Gigabit Ethernet PHY and external watchdog. Additionally, the MYD-Y7Z010/20-V2 development board takes full features of the or Z-7020 all programmable SoC to create a rich set of peripherals to the base board through headers and connectors including RS232, RS485, USB Host, three Gigabit Ethernet ports, CAN, TF card slot, JTAG as well as one 2.54mm pitch 2 x 25-pin expansion header to let more GPIOs available for further extension.



MYD-Y7Z010/20-V2 Development Board






Hardware Specification

The Zynq®-7000 All Programmable SoC (AP SoC) family integrates the software programmability of an ARM®-based processor with the hardware programmability of an FPGA, enabling key analytics and hardware acceleration while integrating CPU, DSP, ASSP, and mixed signal functionality on a single device. Consisting of single-core Zynq-7000S and dual-core Zynq-7000 devices, the Zynq-7000 family is the best price to performance per-watt, fully scalable SoC platform for your unique application requirements.

Zynq-7000S

Zynq-7000S devices feature a single-core ARM Cortex[™]-A9 processor mated with 28nm Artix®-7 based programmable logic, representing the lowest cost entry point to the scalable Zynq-7000 platform. It includes Zynq Z-7007S, Z-7012S and Z-7014S which target smaller embedded designs. Available with 6.25Gb/s transceivers and outfitted with commonly used hardened peripherals, the Zynq-7000S delivers cost-optimized system integration ideal for industrial IoT applications such as motor control and embedded vision.




Zyng Z-7000S SoC Device Block Diagram



Zynq-7000

Zynq-7000 devices are equipped with dual-core ARM Cortex-A9 processors integrated with 28nm Artix-7 or Kintex®-7 based programmable logic for excellent performance-per-watt and maximum design flexibility. With up to 6.6M logic cells and offered with transceivers ranging from 6.25Gb/s to 12.5Gb/s, Zynq-7000 devices enable highly differentiated designs for a wide range of embedded applications including multi-camera drivers assistance systems and 4K2K Ultra-HDTV.



Zynq Z-7000 SoC Device Block Diagram





Zynq®-7000 All Programmable SoC Family

		Cost-Optimized Devices					Mid-Range Devices				
Devic	e Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
Part	Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
Process	sor Core	Single-Core ARM® Cortex™-A9 MPCore™ Up to 766MHz			Dual-Core ARM Cortex-A9 MPCore Up to 866MHz		Dual-Core ARM Cortex-A9 MPCore Up to 1GHz ⁽¹⁾				
Processor Ext	tensions	NEON™ SIMD Engine and Single/Double Precision					on Floating Po	oint Unit per p	rocessor		
L	1 Cache	32KB Instruction, 32KB Data per processor									
L	2 Cache	512KB									
On-Chip I	Memory	256KB									
External Memory Su	upport ⁽²⁾	DDR3, DDR3L, DDR2, LPDDR2									
External Static Memory Su	upport ⁽²⁾	2x Quad-SPÍ, NAND, NOR									
DMA C	hannels	8 (4 dedicated to PL)									
Per	ipherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO									
Peripherals w/ built-in	DMA(2)	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO									
Se	ecurity ⁽³⁾	RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot									
Processing Sy Programmable Logic Interfa (Primary Interfaces & Interrup	ce Ports	4x AXI 64b/32b Memory ΔΥΙ 64b ΔCP									
7 Series PL Eq	uivalent	Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	
lo.											Kintex-7
	gic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	Kintex-7
Look-Up Table		23K 14,400	55K 34,400	65K 40,600	28K 17,600	74K 46,200	85K 53,200	125K 78,600	275K 171,900		444K
Look-Up Table		2.00	7777							350K	444K 277,400
Look-Up Table	es (LUTs) lip-Flops	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	350K 218,600	444K 277,400 554,800
Look-Up Table FI Total Blo	es (LUTs) lip-Flops	14,400 28,800	34,400 68,800	40,600 81,200	17,600 35,200	46,200 92,400	53,200 106,400	78,600 157,200	171,900 343,800	350K 218,600 437,200	444K 277,400 554,800
Look-Up Table FI Total Blc (# 36Kb	es (LUTs) lip-Flops ock RAM	14,400 28,800 1.8Mb	34,400 68,800 2.5Mb	40,600 81,200 3.8Mb	17,600 35,200 2.1Mb	46,200 92,400 3.3Mb	53,200 106,400 4.9Mb	78,600 157,200 9.3Mb	171,900 343,800 17.6Mb	350K 218,600 437,200 19.2Mb	444K 277,400 554,800 26.5Mb
Look-Up Table FI Total Blo (# 36Kb DS	es (LUTs) lip-Flops ock RAM o Blocks)	14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72)	40,600 81,200 3.8Mb (107)	17,600 35,200 2.1Mb (60)	46,200 92,400 3.3Mb (95)	53,200 106,400 4.9Mb (140)	78,600 157,200 9.3Mb (265)	171,900 343,800 17.6Mb (500)	350K 218,600 437,200 19.2Mb (545)	444K 277,400 554,800 26.5Mb (755) 2,020
Look-Up Table FI Total Blo (# 36Kb DS	lip-Flops ock RAM o Blocks) SP Slices express®	14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72) 120	40,600 81,200 3.8Mb (107)	17,600 35,200 2.1Mb (60) 80	46,200 92,400 3.3Mb (95) 160 Gen2 x4	53,200 106,400 4.9Mb (140) 220	78,600 157,200 9.3Mb (265) 400	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.2Mb (545) 900	444K 277,400 554,800 26.5Mb (755) 2,020
Look-Up Table FI Total Blc (# 36Kb Dis PCI E Analog Mixed Signal (AMS) /	lip-Flops ock RAM o Blocks) SP Slices express®	14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 MSPS ADC	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.2Mb (545) 900 Gen2 x8	444K 277,400 554,800 26.5Mb (755) 2,020
Look-Up Table FI Total Blc (# 36Kb D: PCI E Analog Mixed Signal (AMS) / Se	lip-Flops ock RAM o Blocks) SP Slices express [®] (XADC ⁽²⁾	14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 MSPS ADC	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8	350K 218,600 437,200 19.2Mb (545) 900 Gen2 x8	444K 277,400 554,800 26.5Mb (755) 2,020
Look-Up Table FI Total Blo (# 36kb D: PCI E Analog Mixed Signal (AMS) / Se Com	es (LUTs) lip-Flops ock RAM o Blocks) SP Slices express ^o / XADC ⁽²⁾ ecurity ⁽³⁾	14,400 28,800 1.8Mb (50)	34,400 68,800 2.5Mb (72) 120 Gen2 x4	40,600 81,200 3.8Mb (107) 170	17,600 35,200 2.1Mb (60) 80 — 2x 12 bit,	46,200 92,400 3.3Mb (95) 160 Gen2 x4 MSPS ADC tion & Auth	53,200 106,400 4.9Mb (140) 220 — s with up to	78,600 157,200 9.3Mb (265) 400 Gen2 x4 17 Differentia	171,900 343,800 17.6Mb (500) 900 Gen2 x8 al Inputs grammable Log	350K 218,600 437,200 19.2Mb (545) 900 Gen2 x8	277,400 554,800 26.5Mb (755) 2,020 Gen2 x8

Zynq-7000 SoC Device Table

Mechanical Parameters


Dimensions: 153mm x 80mm (base board), 75mm x 50mm (CPU Module)

PCB Layers: 4-layer design (base board), 10-layer design (CPU Module)

Power supply: 12V/2A

Working temp.: -40~85 Celsius

The MYD-Y7Z010/20-V2 Controller Board (MYC-Y7Z010/20-V2 CPU Module)



MYC-Y7Z010/20-V2 CPU Module



SoC

- Xilinx XC7Z010-1CLG400C (Zynq-7010) or XC7Z020-1CLG400C (Zynq-7020)
 - 667MHz ARM® dual-core Cortex[™]-A9 MPCore processor (up to 866MHz)
 - Integrated Artix-7 class FPGA subsystem with 28K logic cells, 17,600 LUTs, 80 DSP slices (for XC7Z010) with 85K logic cells, 53,200 LUTs, 220 DSP slices (for XC7Z020)
 - NEON™ & Single / Double Precision Floating Point for each processor
 - Supports a Variety of Static and Dynamic Memory Interfaces

Memory

- 512MB DDR3 SDRAM
- 4GB eMMC Flash
- 16MB QSPI Flash

Peripherals and Signals Routed to Pins

- Gigabit Ethernet PHY (YT8521SH)
- External watchdog
- Three LEDs
 - One red LED for power indicator
 - One green LED for FPGA program done indicator
 - One flashing green LED for system indicator
- 1.27mm 180-pin expansion connectors bring out below signals:
 - One Gigabit Ethernet
 - One USB OTG2.0
 - Two Serial ports
 - Two I2C
 - Two CAN BUS
 - Two SPI
 - * Serial ports, I2C, CAN and SPI signals can be implemented through PL pins
 - ADC (one independent differential ADC, 16-channel ADC brought out through PL pins)
 - One SDIO

The MYD-Y7Z010/20-V2 Base Board (MYB-Y7Z010/20)

PS Unit


- One USB Host
- One RS232 serial port (with isolation)
- One RS485 (with isolation)
- One TF card slot
- One CAN interface (with isolation)
- One 10/100/1000Mbps Ethernet interface
- One 2.54mm pitch 14-pin JTAG interface
- One Debug serial port (UART)

PL Unit

- One 2.54mm pitch 2 x 25-pin GPIO expansion headers
- Two 10/100/1000Mbps Ethernet interfaces
- Three user LEDs




Function Block Diagram



Function Block Diagram of MYD-Y7Z010/20-V2

Dimension Chart



Dimension Chart of MYD-Y7Z010/20-V2





Software Features

Item	Features	Description	Remark
Cross compiler	gcc 6.2.1	gcc version 6.2.1 20161114 (Linaro GCC Snapshot 6.2-2016.11)	
Boot program	BOOT.BIN	First boot program including FSBL, bitstream	Source code provided
	u-boot	Secondary boot program	Source code provided
Linux Kernel	Linux 4.14	Customized kernel for MYD-Y7Z010/20-V2 Development Board	Source code provided
	USB Host	USB Host driver	Source code provided
	Ethernet	Gigabit Ethernet driver	Source code provided
	MMC/SD/TF	MMC/SD/TF card driver	Source code provided
	CAN	CAN driver	Source code provided
	LCD Controller	LCD driver	Source code provided
	HDMI	HDMI (SII902X chip) driver	Source code provided
	Button	Button driver	Source code provided
Drivers	UART	UART driver	Source code provided
	LED	LED driver	Source code provided
	GPIO	GPIO driver	Source code provided
	QSPI	QSPI Flash W25Q128FW driver	Source code provided
	RTC	DS3231 RTC driver	Source code provided
	Resistive Touch	TSC2007 resistive touch screen driver	Source code provided
	Capacitive Touch	FT5X0X capacitive touch screen driver	Source code provided
	ADC	ADC driver	Source code provided
Filo Systam	Ramdisk	Ramdisk system image	
File System	Rootfs.tar	Tar file	



Order Information

Item	Part No.	Packing List		
MYD-Y7Z010/20-V2 Development Board	MYD-Y7Z010-V2-4E512D-667-I (for XC7Z010-1CLG400I)	 ✓ One MYD-Y7Z010/20-V2 Board ✓ One 1.5m cross Ethernet cable ✓ One DB9 converting cable ✓ One Power converting cable 		
	MYD-Y7Z020-V2-4E512D-766-I	✓ One 12V/1.25A Power adapter		
	(for XC7Z020-2CLG400I)			
	MYC-Y7Z010-V2-4E512D-667-I	One MYC-Y7Z010-V2 CPU Module		
MYC-Y7Z010/20-V2 CPU Module	(for XC7Z010-1CLG400I)	One MTC-172010-V2 CPO Module		
	MYC-Y7Z020-V2-4E512D-766-I	One MVC V77020 V2 CDU Medule		
	(for XC7Z020-2CLG400I)	One MYC-Y7Z020-V2 CPU Module		
MY-CAM002U	MY CAMOONI	One MY-CAM002		
Camera Module	MY-CAM002U	USB Camera Module		



MYIR Tech Limited

Headquarter Address: Room 04, 6th Floor, Building No.2, Fada Road, Yunli Smart Park, Bantian, Longgang District, Shenzhen, Guangdong, China 518129

Factory Address: Room 201, Block C, Shengjianli Industrial Park, Dafu Industrial Zone, Guanlan, Longhua District, Shenzhen, 518110, China

Website: www.myirtech.com Email: sales@myirtech.com Tel: +86-755-22984836