A Hello World tutorial for the MYIR Z-turn board (Zynq 7020 SoC)

Thanks to Mr. Juan Abelaira of Akteevy to write this tutorial and share with us.

In this tutorial you will learn to configure the Processing System (PS) for the Z-turn board with an xc7z7020, create a Hello World software application with the Xilinx SDK and run it using the JTAG interface.

Be sure you have the following before starting:

- A Z-turn board, mounted or not on the Cape board
- A Xilinx programming cable with standard 14-pin JTAG connector
- An A mini B type USB cable for supply and serial communications with the Z-turn
- Xilinx Vivado and SDK installed (I'm using version 2015.4 but it will be similar with other releases)
- HyperTerminal, Tera Term or any console application.

Connect the hardware as in the picture above. Use that specific USB port of the Z-turn, not the other one. As for the programming cable, check your connections and cable as your programmer might differ from this one. Refer to the Z-turn schematics and your programmer documentation. The blue LED on the Z-turn should be on and the programmer LED should turn green if correctly connected.

1. Create and configure the Processor System (PS)

Launch Vivado and create a new project. Enter the name *ZturnPs* as the project name and choose the project location (in this case C:/Akteevy/ but any other will do).

🍌 New Project		X
Project Name	3	
Enter a name	e for your project and specify a directory where the project data files will be stored.	
Project name:	ZturnPs	۲
Project location:	C:/Akteevy	
🔽 Create proje	ct subdirectory	
Project will be cre	eated at: C:/Akteevy/ZturnPs	

In the next window, select the 'RTL project' option and click 'Do not specify sources at this time'. Then select the part xc7z020clg400-1 (or xc7z010clg400-1 if you have that board version). When Vivado opens, in the flow navigator pane (left), click on 'Create Block Design'



On the pop up window, change the design name to myPSdesign and click OK

🔥 Create Block D	Design	×
Please specify nar	ne of block design.	4
<u>D</u> esign name:	myPSdesign	8
Directory:	🛜 <local project="" to=""></local>	
Specify source se	t: 🗀 Design Sources	▼
		OK Cancel

An empty diagram opens, on its left, click on 'Add IP', on the window that appears type just 'zy' and the two entries below will appear. Click on 'Zynq Processing System' and hit ENTER to add it to the diagram.

Search:	Q- zy	(3 matches)
	7 Processing System	
	7 Processing System 7 Processing System BEM	
	UltraCcale L MDCoc	
TINQ	Ultrascale + MPSoc	
ENTER to	select ESC to cancel. Ctrl	L+O for IP details
LINIER ID	select, ese to cancel, cur	rig for a details

We have just added it and should look like as below.



Now double click on it to configure it. The following window will appear.



The first screen is just a summary. Now we'll go through all of them revising the settings. Click on PS-PL Configuration. Make sure under General, the UART1 speed is 115200 bps, under General > Enable Clock Resets the FCLK_RESET0_N is unticked and under 'AXI non secure enablement' the M-AXI GP0 interface is disabled.

== Re-customize IP	A B SHOP I	and the second second	an a	X
ZYNQ7 Processing S	System (5.5)			4
💕 Documentation 🏀 Presets	s 🛅 IP Location 🍈 Import XPS Settings			
Page Navigator 《	PS-PL Configuration			Summary Report
Zynq Block Design	← Search: Q-			
PS-PL Configuration	Name	Select	Description	
Peripheral I/O Pins	H- General			
MIO Configuration	AXI Non Secure Enablement GP Master AXI Interface	0	▼ Enable AXI Non Secure Transaction	
Clock Configuration	M AXI GP0 interface		Enables General purpose AXI master interface 0	
	Image: Image		Enables General purpose AXI master interface 1	
DDR Configuration	GP Slave AXI Interface			
SMC Timing Calculation	HP Slave AXI Interface			
Laborate de	ACP Slave AXI Interface			
Interrupts	DMA Controller		Enables PL cross tripper signals to PS and vice-versa	
		-	chubicane diosa drigger agrica con a dire vice relad	
	-			
				OK Cancel

On the Peripheral I/O pins section, make sure only the UART1 is enabled and click on the UART1 button under column 48-49 to connect it to them. Change the Bank1 voltage to 1.8V and leave the Bank0 to 3.3V

YNQ7 Processing S	ystem (5.5)																				1	2
Documentation 🚳 Presets	P Location import X	PS Sett	tings																			
age Navigator «	Peripheral I/O Pins																			Sum	imary Rep	ort
lyng Block Design	< Search: Q,-																					
S-PL Configuration	Q																					
eripheral I/O Pins	Peripherals	31	32	33	34 38	38	37	38	39	40 41	42	43	44	45	48 47	48	49	60 6 ⁻	52	53	EMIO	Ţ
IO Configuration	🚺 🕀 📄 Quad SPI Flash																					ŕ
ock Configuration																						
OR Configuration	🗈 📄 NAND Flash																					
4C Timing Calculation	Ethernet 0																				EMIO	
terrupts	Ethernet 1			Ene	et1																EMIO	ľ
	- Fluse o			US	80	arc 10																1
	- I USB 1													US	B1							1
	⊕ ⊡ 5001	100									s	DO				Γ			T	\square	EMIO	1
						SI	01		1		1					S	101		F	П	EMIO	1
	0 0 01	-		mos		T				SPID				mas		—				H	EMIO	1
	G = SP10	H			SP	11		-			-	-			SPI1	1	F		-		EMIO	1
	G SPI 1	STO		-	UARTO		-	UAR	то	-	EIA	RTO		-	UARTO	_	-	UARTO		+	EMIO	1
	UART 0		100	T1		1165	DT1			HART	-		HAT	271		114	DT:		14	ARTI	EMIC	1
	UART 1	-	Jan		1200	000		120	~	- Sector 1	10		200		1000	-		1500	-		ENIO	1
	(E) [] 12C 0	4		_	1200		_	120			12	0			1200			1200			EMIO	1

On the MIO Configuration screen, check all the entries are disabled except UART1 and the Bank voltages are as above.

YNQ7 Processing S	system (5.5)							
Documentation 🔞 Presets	🚞 IP Location 🍈 Import XPS Settings							
age Navigator «	MIO Configuration						Sum	nary Repor
yng Block Design 5-PL Configuration	earch: Q-	-	Bank 11/0	O Voltage	LVCMOS 1.8V -			
eripheral I/O Pins	Peripheral	10	s	ignal	IO Type	Speed	Pullup	Direc
IO Configuration	🖳 🕂 Memory Interfaces							
lock Configuration	Quad SPI Flash SRAM/NOR Flash							
DR Configuration	NAND Flash							
MC Timing Calculation	E- I/O Peripherals							
terrupts	- □ ENET 1							
	- I USB 0							
	- I USB 1							
	⊕							
	⊕ [[]] SD 1							
	E- I UART O							
	UART 1	MIO 48 49	*					
	🕅 12C 0							
	- 🔲 I2C 1							
	😟 🕅 SPI 0							
	🖶 🕅 SPI 1							
	1 CAN 0							

On Clock Configuration, make sure ther input frequency is 33.333 MHz, the CPU clock source is ARM PLL and disable the FCLK_CLK0

	IF 🛄	P Location 🍈 Import XPS Settings					
Page Navigator «	Cloc	ck Configuration					Summary Rep
Zyng Block Design		Basic Clocking Advanced Clocking]				
PS-PL Configuration		Input Frequency (MHz) 33.333333 Search: Q	🔊 ceu di	ock Ratio 6:2:1	Ŧ		
MIO Configuration		Component	Clock Source	Requested Frequen	Actual Frequency(M	Range (MHz)	
Clock Configuration	8	- Processor/Memory Clocks - CPU	ARM PLL +	666.666666	666.666687	50.0 : 667.0	
DDR Configuration		DDR	DDR PLL 🔻	533.333333 🛞	533.333374	200.000000 : 534.000000	
SMC Timing Calculation		IO Peripheral Clocks PL Fabric Clocks					
Interrupts		📰 FCLK_CLK0	IO PLL	50	50.000000	0.100000 : 250.000000	
		FCLK_CLK1	IO PLL	50	50.000000	0.100000 : 250.000000	
		- FCLK_CLK2	IO PLL	50	50.000000	0.100000:250.000000	
		FCLK_CLK3	IO PLL	50	50.000000	0.100000 : 250.000000	
		System Debug Clocks					
		TPIU	External	200	200.000000	10.000000 : 300.000000	
		Timers	C011 4V	100 000000		0 100000 - 000 000000	
		I TTCO	CPU_IX	133.333333	111.111115	0.100000 : 200.000000	
		. TTC1					

On DDR configuration just untick the Enable DDR option as we won't use it for bare-metal applications.

F Re-customize IP	and a second	or hereits walks to be tond	X
ZYNQ7 Processing S	System (5.5)		4
f Documentation 🔞 Presets	a 🚞 IP Location 🍈 Import XPS Settings		
Page Navigator	DDR Configuration		Summary Report
Zynq Block Design PS-PL Configuration	← Enable DDR		
Peripheral I/O Pins	Name	Select	Description
MIO Configuration	DDR Controller Configuration		
Clock Configuration	- Training/Board Details	User Input 👻	
DDR Configuration	Additive Latency (ns)	0	Additive Latency (ns). Increases the efficiency of the command and data bus
SMC Timing Calculation Interrupts			
-	<	m	•
			OK Cancel

Skip the SMC Timing Calculation and on the Interrupts screen ensure all are disabled. Then click OK.

🗜 Re-customize IP		the product of the	for the termster	X
ZYNQ7 Processing S	System (5.5)			4
Documentation 🚳 Presets	P Location 🊳 Import XPS Settings			
Page Navigator 《	Interrupts			Summary Report
Zyng Block Design	Search: Q-			
PS+C Comguration	Interrupt Port	ID	Description	
Peripheral I/O Pins	B- Fabric Interrupts		Enable PL Interrupts to PS and vice versa	
MIO Configuration	PS-PL Interrupt Ports			
Clock Configuration				
DDR Configuration				
SMC Timing Calculation				
Interrupts	2			
				OK Cancel

It should now look like this:



Click on the '+' sign to expand the signals and go over the three vertical lines next to FIXED_IO, right click and select 'Make External'



We'll end up with this:



To validate the design (check for errors) hit F6 or click on the validate icon. You should get a message saying there are no critical warnings.



On the Sources view, right click on the design and select 'Generate Output Products'



Leave the Synthesis Options 'Global' and click Generate. After completion, the hierarchy in the Sources panel is updated:



2. Wrap up the design with HDL and generate the bitstream

Right click on the design in the sources panel and click on Create HDL wrapper.



On the pop up window, select the option 'Let Vivado manage wrapper' and click OK. We have a now a Verilog top file that instantiates our design. If you generated a VHDL one instead because of your project settings, don't worry it will do anyways.



Now you can either click on Synthesize, Implement and Generate Bitstream or straight away the last option. It will take a while. Click on the 'Project Summary' button to see the results. You should get a few harmless warnings and the message that the bitstream was generated.

Now click on File > Export > Export Hardware and in the pop up window click on the 'Include bitstream' option. Leave the option <Local to Project>

Export Hardware
Export hardware platform for software development tools.
☑ Include bitstream
Export to: 🔂 <local project="" to=""> 💌</local>
OK Cancel

Now click on File > Launch SDK and leave the options as below. This will load the exported files from Vivado.

Launch SDK
Launch software development tool.
Exported location: 🛜 <local project="" to=""> 💌</local>
Workspace: 🔂 <local project="" to=""> 💌</local>
OK Cancel

After SDK is open you can close Vivado or leave it open.

3. Start the software application in SDK

In SDK we should have on the left panel the hardware platform specification and one of its files (system.hdf) open.



Now click on File > New > Application Project. On the pop up window type*ZturnSaysHello* as project name and check the other options are as below. Note the Board Supprt Package name has been automatically generated for you after the project name.

SDK New Project	
Application Project	
Create a managed ma	ke application project.
Project name: Zturns	aysHello
✓ Use <u>d</u> efault location	n
Location: C:\Akteevy	\ZturnPs\ZturnPs.sdk\ZturnSaysHello B <u>r</u> owse
Choose file	system: default 💌
OS Platform: standa	lone 🔻
Target Hardware	
Hardware Platform:	myPSdesign_wrapper_hw_platform_0
Processor:	ps7_cortexa9_0
Target Software	
Canguage	
Complier: Reard Support Packs	aer Create New ZturpSavsHello hon
board Support Packa	
?	< Back Next > Finish Cancel

Click Next, select the HelloWorld template and click Finish

SOK New Project	
Templates	-6
Create one of the available templates to gener application project.	ate a fully-functioning
Available Templates:	
Dhrystone Empty Application Hello World IwIP Echo Server Memory Tests OpenAMP echo-test OpenAMP matrix multiplication Demo OpenAMP RPC Demo Peripheral Tests RSA Authentication App Zynq DRAM tests Zynq FSBL	Let's say 'Hello World' in C.
(?) < <u>B</u> ack New	t > <u>F</u> inish Cancel

After that, two additional folders are created, the application (ZturnSaysHello) with our .c source files and the BSP (Board Support Package).



Double click the helloworld.c file to open it and change the message to be printed to make it a bit more personal (or just skip that if you prefer)

```
helloworld.c \le 
    + Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
    * helloworld.c: simple test application[]
    #include <stdio.h>
    #include "platform.h"
    void print(char *str);
    oint main()
    {
        init_platform();
        print("Zturn says Hello World\n\r");
        cleanup_platform();
        return 0;
    }
```

Click on the down arrow next to the build icon on the top and select the Release option (the Debug will also do). It should automatically build the project (you will notice a window with a progress bar for a second). If not, click again on the 'hammer' button.

4. Test run the application

We are now about to run it! Power the Zturn board either with the USB cable or external supply (the blue LED should be ON) and connect the Xilinx programming cable to both the computer and the JTAG connector. The LED on the programmer should change from red to green.

Now click on the down arrow at the right of the Run button (like a play sign on a green circle) and select 'Run Configurations'



Double click on the 'Xilinx C/C++ application (GDB) and an entry will appear below wih the name taken from the project name.

sok Run Configurations		
Create, manage, and run configurations		
(Application): Application path is empty.		
Image: Second secon		
 Performance Analysis Target Communication Framework Xilinx C/C++ application (GDB) Xilinx C/C++ application (System) Xilinx C/C++ application (System) Xilinx C/C++ application (System) 	rk Debugger on QEN Debugger)	

On the right, click the 'Application' tab and click the Search button next to the empty field. On the pop up window, select the elf file as below and click OK

SOK Program Selection			x
Choose program to run			
Binaries:			
▼ ZturnSaysHello.elf			
Qualifier:			
armle - /ZturnSaysHello/Debug/Zturn armle - /ZturnSaysHello/Release/Zturn	SaysH nSaysI	lello.e Hello.	lf elf
ОК		Cance	:I

Back to the previous window click the Apply button and Close (not Run)

Run Configurations	-				×
Create, manage, and run configurations					
[] @ ¥ 0 ≱ •	Name: ZtumSay	sHello Release			
	Target Setup	Application 🎖 STDIO C	onnection 🦌 Profile Options	Common	
Target Communication Framework	Project Name: ZturnSaysHello			Browse	
Silinx C/C++ application (System Debugger on QEMU) Xilinx C/C++ application (System Debugger)	Application:	Release/ZturnSaysHello.elf		Search	Browse
	Data Files to do	ownload before launch	Address		Add Remove
۲۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰				Apply	Relative
0	L			Run	Close

Now let's connect to the serial port to hopefully receive the message. Open your favourite console application (I use Tera Term) and select the por corresponding to the Zturn (in my case is 3 but that may vary). Select the speed as 115200 bps and leave other settings as below.

Tera Term: Serial port setu	up	
<u>P</u> ort:	СОМЗ - ОК	
<u>B</u> aud rate:	115200 -	
<u>D</u> ata:	8 bit 👻 Cancel	
P <u>a</u> rity:	none 🔻	
<u>S</u> top:	1 bit 🔹 <u>H</u> elp	
Elow control:	none 🔹	
Transmit delay O msec <u>/c</u> har O msec <u>/l</u> ine		

Once the port is open, go back to SDK and click the Run button on the top bar. A window will pop up warning you the FPGA has not been configured. As we are now only using the processor that's fine, click OK and after a second, hopefully, you get this:



Congratulations!

If you have got the final result, you have learnt:

- How to create and configure a basic Processing System (PS) for the Zynq
- How to wrap it up into a VHDL/ Verilog file
- How to implement it and generate the bitstream
- Export the bitstream to the Software Development Kit (SDK)
- Create a software application from a template
- Make a Run configuration to run the app on the PS
- Run your app and connect to it via a Com port