









Schematic: MYB-C437X-PRU

Sheet NO.	Sheet Name.
01	Title&Revison History
02	BLOCK Diagram
03	Connector
04	Power Supply PMIC
05	PRUETH0
06	PRUETH1
07	Gigabit Ethernet
08	USB Port
09	CAN, RS485
10	UART, SYSBOOT
11	LCD
12	CAMERA, SD, LED, BUTTON
13	EXPANSION PORT


		http://www.myir-tech.com	
		Title: MYB-C437X_PRU	
Size: A	Document Number: Title&Revison History	Rev: V1.1	
Draw By: MYIR	Date: Tuesday, December 20, 2016	Sheet: 1 of 13	













5~17V Vin convert to 5V/3A out
Vref = 0.8V




Vref = 0.8V



WD Timer peroid is 1.12S.










1. IDK USE [CAM1_DATA6] to control the reset of prul_MII0

1. PRUETH0_COL must be pulled down with R49 of 2.2K .




Note: MDIO Address = 0x00
PHYAD[4:1] are multiplexed with RXD [3:0].
PHYAD0 is multiplexed with COL.










MDIO_CLK was pulled up with 10K to 3.3 voltage.
 MDIO_DATA was pulled up with 1.5K to 3.3 voltage.
 PHY Address :100







CAN






POWER






RS485




RS232




LCD, TP




GPIO Reuse




Camera




LED




TF Card



UART0 for Debug information



TI -JTAG



Expand Port

